Low power block based FIR filtering cores
نویسندگان
چکیده
The authors present a number of complete cores which are specially tailored for the low power implementation of FIR filters executed using block processing. The paper reveals the overall core architecture (and the architecture of its constituent components such as arithmetic unit, controller, and memory) required in order to employ the algorithm such that power is reduced and the overheads are minimised. In order to study the effect of the algorithm on power consumption both two’s complement and sign magnitude number representations have been investigated. Results have been provided and compared to a conventional FIR filtering core demonstrating overall power reduction of up to 49% with less than 5% increase in area.
منابع مشابه
Low Power Programmable FIR Filtering IP Cores Targeting System-on-a-Reprogrammable-Chip (SoRC)
This paper presents the design and implementation methodology of some low power programmable FIR filtering IP cores targeting SoRC and compares their performance in term of area, power and speed. The paper analyzes the dynamic power consumption of the IP cores in the fabric of Field Programmable Gate Arrays (FPGAs). The target device is Virtex family (xcv1000). The cores are technology independ...
متن کاملParameterized and Programmable Low Power Soft FIR Filtering IP Cores
In this paper, the authors present implementation of a number of low power FIR filter architectures to design reuse-able, programmable and parameterized soft FIR filter IP Cores and compare their performance in terms of area and power. An overall 22.1% power saving is achieved. The paper provides an analysis of the programmable cores and the impact of their constituent components on the overall...
متن کاملLow Power System on Chip Implementation Scheme of Digital Filtering Cores
The paper describes a scheme for the implementation of low power cores for hearing aid applications. Power saving features of the scheme are two fold. The first due to the utilisation of a macro-component framework which allows the rapid assembly of the cores on easy-to-verify hierarchical plug-in basis. The second is due to the system-on-chip strategy. The cores are embedded within an ARM-base...
متن کاملDesign of Programmable, Efficient Finite Impulse Response Filter Based on Distributive Arithmetic Algorithm
Present era of the mobile computing and multimedia technology demands high performance and low power Very Large Scale Integrated Circuit (VLSI) digital signal processing (DSP) systems. The availability of larger Field Programmable Gate Array (FPGA) devices has started a shift of System-on-Chip (SoC) designs towards using reprogrammable FPGAs, thereby starting a new era of System-on-a-reprogramm...
متن کاملOptimal Filter Partitions for Real-time Fir Filtering Using Uniformly-partitioned Fft-based Convolution in the Frequency-domain
This paper concerns highly-efficient real-time FIR filtering with low input-to-output latencies. For this type of application, partitioned frequency-domain convolution algorithms are established methods, combining efficiency and the necessity of low latencies. Frequency-domain convolution realizes linear FIR filtering by means of circular convolution. Therefore, the frequency transform’s period...
متن کامل